## DIGITAL COMPUTER FUNDAMENTALS AND MICROPROCESSOR

## UNIT - I

Introduction: Application of Computer - Different types of Computer systems - Basic components ofDigitalComputerSystem-ProgrammingLanguages;NumberSystems.

## UNIT - II

Boolean Algebra and Gate Networks: Fundamentals concepts of Boolean Algebra - Logical Multiplication AND Gates, OR Gates, and Inverters - Evaluation of logical Expressions Basic Law of Boolean Algebra - Simplification of expressions - De Morgan's theorems - Basic Duality of Boolean Algebra - Derivation of a Boolean Expression.

UNIT - III
Interconnecting Gates - Sum of products (SOP) and Products of sums (POS) - Derivation of products of sums expressions - Derivation of three Input variable expression - NAND gates and NOR gates-TheMap method forsimplifying expressions-Sub cube and covering-product of sums expressions-Don't cares.

## UNIT - IV

Microprocessors, Microcomputers and Assembly Language: Microprocessors - Microprocessor instruction set and Computer Languages-From large computers to single chip Microcontrollers; Microprocessor Architecture and Microcomputer systems: Microprocessor Architecture and its operations - Memory - I/O devices; 8085 Microprocessor Architecture and Interfacing: The 8085 MPU -Examplesofa 8085 based Microcomputer-Memory interfacing.

## UNIT -V

Programming the 8085: Introduction to 8085 Instructions ; Code conversion: BCD to Binary conversion - Binary to BCD conversion - BCD to seven segment LED code conversion Binary toASCIIandASCIItobinary codeconversion-BCDaddition-BCDsubtraction.

## TEXT BOOKS

1. Digital Computer Fundamentalsl.(6TH Edition) Thomas C.Bartee, 6th Edition T.M.H Publisher, New Delhi, 1991.(UNIT I, II \& III)
2. -Microprocessor Architecture Programming and Application with the 8085ll. Ramesh Gaonkar, 5th Edition. (UNIT IV \& V)

## REFERENCE BOOKS:

1. Deborah Morley, Charles S. Parker, "Understanding Computers-

Today and Tomorrow", 1stEdition, Thomson Course Technology, 2007
3. N.K. Srinath," 8085 Microprocessor Programming and Interfacing", PHI Publishing, 2005.

## UNIT -- I

Introduction: Application of Computer - Different types of Computer systems Basic components of Digital Computer System - Programming Languages; Number Systems.

## What is Computer:

-Computer is an electronic device that is designed to work with Information. The
Term computer is derived from the Latinterm'computare', this means to calculateor Programmable machine.
-Computer cannot do any thing without a Program. It represents the decimal numbers through a string of binary digits. The Word 'Computer' usually refers to the Central Processing unit plus InternalMemory.
-Charles Babbage is called the "Grand Father" of the computer. The First mechanical computer designed by Charles Babbage was called Analytical Engine.It uses readonly memory in the form of punch cards.
-Computer is an advanced electronic device that takes raw data as input from the user and processes these data under the control of set of instructions (called program) and gives the result (output) and saves output for the future use. It can process both numerical and non-numerical (arithmetic and logical) calculations

## Digital Computer

-The basic components of a modern digital computer are:Input

Device, Output Device, Central Processor Unit(CPU), mass storage
device and memory. A Typical modern computer uses LSI Chips.
-Four Functions about computer are:

## 1. To Accept dataInput <br> 2. To Process data- <br> Processing <br> 3. To Produce output- <br> 4. To Store results- <br> Output <br> Storage



## Input(Data):

- Input is the raw information entered into a computer from the input devices. It is the collection of letters, numbers, images etc.


## Process:

-Process is the operation of data as per given instruction. It is totally internal process of the computer system.

## Output:

- Output is the processed data given by computer after data processing. Output is also called as Result. We can save these results in the storage devices for the future use.


## Applications of Computer

## Business

- A computer has high speed of calculation, diligence, accuracy, reliability, or versatility which made it an integrated part in all business organisations.
-Computer is used in business organisations for: •Payroll calculations
-Budgeting
-Sales analysis
-Financial forecasting
-Managing employees database
-Maintenance of stocks etc



## Banking

- Today banking is almost totally dependent on computer.
-Banks provide following facilities:

-Banks provide online accounting facility, which includes current balances,deposits, overdrafts, interest charges, shares, and trustee records.
- ATM machines are making it even easier for customers to deal with banks.


## Insurance

-Insurance companies are keeping all records up-to-date with the help of computers. The insurance companies, finance houses and stock broking firms are widely using computers for their concerns.
-Insurance companies are maintaining a database of all clients with information showing - procedure to continue with policies
-starting date of the policies
-next due installment of a policy

-maturity date

- interests due
-survival benefits
-bonus


## Education

-The computer has provided a lot of facilities in the education system.

- The computer provides a tool in the education system known as CBE
(Computer Based Education).
- CBE involves control, delivery, and evaluation of learning.

-The computer education is rapidly increasing the graph of number of computer students.
- There are number of methods in which educational institutions can use computer to educate the students.
-It is used to prepare a database about performance of a student and analysis is carried out on this basis


## Marketing

-In marketing, uses of computer are following:

- Advertising-With computers, advertising professionals create art and graphics, write and revise copy, and print and disseminate ads with the goal of selling more products.
-At Home Shopping-Home shopping has been made possible through use of computerized catalogues that provide access to product information and permit direct entry of orders to be filled by the customer


## HealthCare

-Computers have become important part in hospitals, labs, and dispensarie


The computers are being used in hospitals to keep the record of patients and medicines. It is also used in scanning and diagnosing different diseases.

ECG, EEG, Ultrasounds and CT Scans etc., are also done by computerized machines.
-Some major fields of health care in which computers are used are:

-Diagnostic System-Computers are used to collect data and identify cause of illness.
-Lab-diagnostic System-All tests can be done and reports are prepared by computer.
-Patient Monitoring System-These are used to check patient's signs for abnormality such as in Cardiac Arrest, ECG etc.
-Pharma Information System-Computer checks Drug-Labels, Expiry dates, harmful drug's side effects etc.
-Surgery: Nowadays, computers are also used in performing
surgery.

## Engineering Design

-Computers are widely used in Engineering purpose.

- One of major areas is CAD (Computer aided design). That provides creation and modification of images. Some fields are:
-Structural Engineering- Requires stress and strain analysis for design of Ships, Buthates Budgets, Airplanes etc.
-Industrial Engineering-Computers deal with design, implementation and improvement of integrated systems of people, materials and equipments.
- Architectural Engineering-Computers help in planning towns, designing buildings, determining a range of buildings on a site using both 2D and 3D drawings.


## Government

-Computers play an important role in government. Some major fields in this category are:
-Budgets
-Sales tax department
-Income tax department

- Male/Female ratio
-Computerization of voters lists

-Computerization of driving licensing system
-Computerization of PAN card
-Weather forecasting


## Different Types of computer System

Types of Computers


- We have four different computer types classified according to their performance, power, and size.
- A computer is an electronic device that accepts data, processes it, stores, and then produces an output.
- There are different computer types available depending on the number of users they can support at any one time, their size, and power.


## MINI COMPUTERS

- Minicomputers - Minicomputers are mid sized computers.
- In terms of size and power, minicomputers are ranked below mainframes.
- A minicomputer is a multiprocessing system capable of supporting from 4 to about 200 users simultaneously.
- The use of the term Minicomputer has diminished and they have merged with servers.


## Minicomputer

- Advantage

- Cater to multiple users
- Lower costs than mainframes
- Disadvantage
- Large
- Bulky


## MAINFRAME COMPUTERS

- 2. Mainframe computers - These are large and expensive computer types capable of supporting hundreds, or even thousands, of users simultaneously.
- Thus, they are mostly used by governments and large organizations for bulk data processing, critical applications, transaction processing, census, industry and consumer statistics among others.
- They are ranked below supercomputers


## Mainframe

- Advantage
- Supports many users and instructions
- Large memory
- Disadvantage
- Huge size
- Expensive



## SUPER COMPUTERS

- Supercomputers are Very Fast and Most Powerful
- 1. Supercomputers - Supercomputers are very expensive, very fast, and the most powerful computers we have in the world.
- Supercomputers are optimized to execute a few number of programs.
- This makes it possible for them to execute these few programs at a very high speed.
- Due to their inhibiting cost, they are used in high end places like in scientific research centres.
- The supercomputer consists of thousands of processors making it clock very high speeds measured by petaflops.
- These computer types are also very large in size due to the numerous parts and components involved in their design.
- A good example of a Supercomputer is Tianhe-2: TH-IVB-FEP Cluster; National Super Computer Center in Guangzhou, China; 3.12 million cores ( 33.86 petaflop/s).


## Super Computer

- Advantage
- Speed
- Disadvantage
- Generate a large amount of heat during operation



## MICRO COMPUTER

- Microcomputers or Personal computers - A personal computer is a computer designed to be used by one user at a time.
- The term microcomputer relates to microprocessor which is used with a personal computer for the purpose of processing data and instruction codes.
- These are the most common computer types since they are not very expensive.


## Microcomputer

- Advantages
- Small size
- Low cost
- Portability
- Disadvantages
- Low processing speed




## Basic components of Digital Computer System

All types of computers follow the same basic logical structure and perform the following five basic operations for converting raw input data into information useful their users.

| S.No. | Operation |  |
| :---: | :---: | :---: |
| 1 | Take Input | The process of entering data and instructions into the computer <br> system. |
| 2 | Store Data | Saving data and instructions so that they are available for <br> processing as and when required. |
| 3 | Processing Data | Performing arithmetic, and logical operations on data in <br> order to convert them into useful information. |
|  |  |  |


| 4 | Output <br> Informatio | The process of producing useful information or results for the <br> user,such as a printed report or visual display. |
| :---: | :---: | :--- |
| 5 | Control the | Directs the manner and sequence in which all of the above <br> operations are performed. |



## Input Unit

This unit contains devices with the help of which we enter data into the computer. This unit creates a link between the user and the computer. The input devices translate the information into a form understandable by the computer.

## CPU (Central Processing Unit)

CPU is considered as the brain of the computer. CPU performs all types of data processing operations. It stores data, intermediate results, and instructions (program). It controls the operation of all parts of the computer.

CPU itself has the following three components -

- ALU (Arithmetic Logic Unit)
- Memory Unit
- Control Unit


## Output Unit

The output unit consists of devices with the help of which we get the information from the computer. This unit is a link between the computer and the users. Output devices translate the computer's output into a form understandable by the users.

Central Processing Unit (CPU) consists of the following features -

- CPU is considered as the brain of the computer.
- CPU performs all types of data processing operations.
- It stores data, intermediate results, and instructions (program).
- It controls the operation of all parts of the computer.



## Memory or Storage Unit

This unit can store instructions, data, and intermediate results. This unit supplies information to other units of the computer when needed. It is also known as internal storage unit or the main memory or the primary storage or Random Access Memory (RAM).

Its size affects speed, power, and capability. Primary memory and secondary memory are two types of memories in the computer. Functions of the memory unit are -

- It stores all the data and the instructions required for processing.
- It stores intermediate results of processing.
- It stores the final results of processing before these results are released to an output device.
- All inputs and outputs are transmitted through the main memory.


## Control Unit

This unit controls the operations of all parts of the computer but does not carry out any actual data processing operations.

Functions of this unit are -

- It is responsible for controlling the transfer of data and instructions among other units of a computer.
- It manages and coordinates all the units of the computer.
- It obtains the instructions from the memory, interprets them, and directs the operation of the computer.
- It communicates with Input/Output devices for transfer of data or results from storage.
- It does not process or store data.


## ALU (Arithmetic Logic Unit)

This unit consists of two subsections namely,

- Arithmetic Section
- Logic Section


## Arithmetic Section

Function of arithmetic section is to perform arithmetic operations like addition, subtraction, multiplication, and division. All complex operations are done by making repetitive use of the above operations.

## Logic Section

Function of logic section is to perform logic operations such as comparing, selecting, matching, and merging of data.

## Types of Programming Languages

There are two types of programming languages, which can be categorized into the following way

## 1. Low level language

Machine language (1GL)
Assembly language (2GL)

## 2. High level language

Procedural-Oriented language (3GL)
Problem-Oriented language (4GL)
Natural language (5GL)

## 1. Low level language

This language is the most understandable language used by computer to perform its operations. It can be further categorized into:

## MachineLanguage(1GL)

Machine language consists of strings of binary numbers (i.e. 0s and 1s) and it is the only one language, the processor directly understands. Machine language has an Merits of very fast execution speed and efficient use of primary memory.

## Merits:

It is directly understood by the processor so has faster execution time since the programs written in this language need not to be translated.
.. It doesn't need larger memory.

## Demerits:

* It is very difficult to program using 1GL since all the instructions are to be represented by 0s and 1s.
.. Use of this language makes programming time consuming. It is difficult to find error and to debug.
It can be used by experts only.


## Assembly Language

Assembly language is also known as low-level language because to design a program programmer requires detailed knowledge of hardware specification. This language uses mnemonics code (symbolic operation code like 'ADD' for addition) in place of 0s and 1s. The program is converted into machine code by assembler. The resulting program is referred to as an object code.

## Merits:

. It is makes programming easier than 1GL since it uses mnemonics code for programming. Eg: ADD for addition, SUB for subtraction, DIV for division, etc.
.. It makes programming process faster.
. Error can be identified much easily compared to 1GL.
. It is easier to debug than machine language.

## Demerits:

Programs written in this language is not directly understandable by computer so translators should be used.
. It is hardware dependent language so programmers are forced to think in terms of computer's architecture rather than to the problem being solved.
. Being machine dependent language, programs written in this language are very less or not protable.
. Programmers must know its mnemonics codes to perform any task.

## 2. High level language

Instructions of this language closely resembles to human language or English like words. It uses mathematical notations to perform the task. The high level language is easier to learn. It requires less time to write and is easier to maintain the errors. The high level language is converted into machine language by one of the two different languages translator programs;inter preteror compiler.

## Procedural-Oriented language(3GL)

Procedural Programming is a methodology for modeling the problem being solved, by determining the steps and the order of those steps that must be followed in order to reach a desired outcome or specific program state. These languages are designed to express the logic and the procedure of a problem to be solved. It includes languages such as Pascal, COBOL, C, FORTAN, etc.

## Merits:

Because of their flexibility, procedural languages are able to solve a variety of problems.
.- Programmer does not need to think in term of computer architecture which makes them focused on the problem.
.. Programs written in this language are portable.

## Demerits:

* It is easier but needs higher processor and larger memory.
*. It needs to be translated therefore its execution time is more.


## Problem-Oriented language(4GL)

It allows the users to specify what the output should be, without describing all the details of how the data should be manipulated to produce the result. This is one step ahead from 3GL. These are result oriented and include database query language.
Eg: Visual Basic, C\#, PHP, etc.
The objectives of 4GL are to:

- Increase the speed of developing programs.
- Minimize user's effort to botain information from computer.
- Reduce errors while writing programs.


## Merits:

.. Programmer need not to think about the procedure of the program. So, programming is much easier.

## Demerits:

.. It is easier but needs higher processor and larger memory.
. It needs to be translated therefore its execution time is more.

## Natural language(5GL)

Natural language are stil in developing stage where we could write statrments that would look like normal sentences.

## Merits:

. $\quad$ Easy to program.
.. Since, the program uses normal sentences, they are easy to understand." The programs designed using 5GL will have artificial intelligence (AI). " The programs would be much more interactive and interesting.

## Demerits:

It is slower than previous generation language as it should be completely translated into binary code which is a tedious task.

Highly advanced and expensive electronic devices are required to run programs developed in 5GL. Therefore, it is an expensive approach.
These are the different types of programming languages with their merits and demerits.

## Memory

| UNIT | ABBREVIATION | STORAGE |
| :--- | :---: | :---: |
| Bit | B | Binary Digit, Single 1 or 0 |
| Nibble | - | 4 bits |
| Byte/Octet | B | 8 bits |
| Kilobyte | KB | 1024 bytes |
| Megabyte | MB | 1024 KB |
| Gigabyte | GB | 1024 MB |
| Terabyte | TB | 1024 GB |
| Petabyte | PB | 1024 TB |
| Exabyte | EB | 1024 PB |
| Zettabyte | ZB | 1024 EB |
| Yottabyte | YB | 1024 ZB |
|  |  |  |

## Number systems

A Number system defines a set of values used to represent the quantity. It has different types of number systems

- Convert decimal numbers to binary.
- Convert binary numbers to decimal.
- Convert decimal numbers to Octal.
- Convert Octal number to decimal numbers.
- Convert decimal numbers to hexadecimal.
- Convert hexadecimal numbers.
- Convert binary numbers to Octal.
- Convert binary numbers to hexadecimal.
- Convert Octal number to binary.
- Convert hexadecimal Numbers to binary.


## Conversion Among Bases

Possibilities


## Different Number Systems

$\checkmark$ Decimal Number System

- Base/Radix 10
$\checkmark$ Binary Number System
- Base/Radix 2
$\checkmark$ Octal Number System
- Base/Radix 8
$\checkmark$ Hexadecimal Number System
- Base/Radix 16


## Terms related to Binary Numbers

$\checkmark$ BYTE: A byte is a combination of 8 binary bits.
$\checkmark$ The number of distinct values represented by a byte is 256 ranging from OOOO OOOO to 11111111.


Terms related to Binary Numbers
$\checkmark$ NiBBLE: A nibble is a combination of 4 binary bits.

Examples, 1110
0000
1001
0101

## Binary Number System

## $\checkmark$ A binary digit is called a "Bit"

$\checkmark$ A binary number consists of a sequence of bits, each of which is either a 0 or a 1.
$\checkmark$ The binary point separates the integer and
fraction parts

## Terms related to Binary Numbers

$\checkmark$ WORD: A word is a combination of 16 binary bits. Hence it consists of two bytes.


Terms related to Binary Numbers

DOUBLE WORD: A double word is exactly what its name implies, two words.
-It is a combination of 32 binary bits.

## Bits and Bytes

- A binary digitis a single numeral in a binary number.
-Each 1 and 0 in the number below is a binary digit:-10010101
-The term "binary digit" is commonly called a "bit."
-The total number of digits used in a number system is called its base or radix. its grouped together is called a "byte."


## DecimalNumberSystem

-The prefix "deci-" stands for 10
-The decimal number system is a Base 10 number system:

1. There are 10 symbols that represent quantities:

$$
2.0,1,2,3,4,5,6,7,8,9
$$

4. Each place value in a decimal number is a power of $\underline{10}$.

## Background Information

-Any number to the 0 (zero) power is 1 .

$$
4^{0}=1 \quad 16^{0}=1 \quad 1,482^{0}=1 .
$$

- Any number to the 1 st power is the number itself.

$$
10^{1}=10 \quad 49^{1}=49 \quad 827^{1}=827
$$

## Binary Numbers

-The prefix "bi-" stands for 2
-The binary number system is a Base 2 number system:
*There are 2 symbols that represent quantities: 0,1
*Each place value in a binary number is a power of 2 .

## 1)Binary Number System

A Binary number system has only two digits, which are 0 and 1 . Every number (value) is represented with 0 and 1 in this number system. The base of binary number system is 2 , because it has only two digits. Though DECIMAL (No 3) is more frequently used in Number representation, BINARY is the number system form which the system/machine accepts.

## 2)Octal number system

Octal number system has only eight (8) digits from 0 to 7 . Every number (value) is represented with $0,1,2,3,4,5,6$ and 7 in this number system. The base of octal number system is 8 , because it has only 8 digits.

## 3) Decimal number system

Decimal number system has only ten (10) digits from 0 to 9 . Every number(value) is represented with $0,1,2,3,4,5,6,7,8$ and 9 in this number system. The base of decimal number system is 10 , because it has only 10 digits.

## 4)Hexadecimal number system

A Hexadecimal number system has sixteen (16) alphanumeric values from 0 to 9 and A to F. Every number (value) represents with $0,1,2,3,4,5,6,7,8,9, A, B, C, D, E$ and $F$ in this number system. The base of hexadecimal number system is 16 , because it has 16 alphanumeric values. Here, we have 0 to 9 , representing $0-9$ but from 10 , we have A is $10, \mathrm{~B}$ is $11, \mathrm{C}$ is $12, \mathrm{D}$ is $13, \mathrm{E}$ is

| NUMBER SYSTEM | BASE | USED DIGIT | EXAMPLE |
| :--- | :--- | :--- | :--- |
| BINARY | 2 | 0,1 | $(111011)_{2}$ |
| OCTAL | 8 | $0,1,2,3,4,5,6,7$ | $(360)_{8}$ |
| DECIMAL | 10 | $0,1,2,3,4,5,6,7,8,9$, | $(240)_{10}$ |
| HEXA DECIMAL | 16 | $0,1,2,3,4,5,6,7,8,9, \mathrm{~A}, \mathrm{~B}$, <br> $\mathrm{C}, \mathrm{D}, \mathrm{E}, \mathrm{F}$. | $(\mathrm{F} 0)_{16}$ |

## Convert decimal numbers to binary

-16


ANS: $(16)_{10}=(\overline{1000})_{2}$

## Convert binary numbers to decimal

- A binary number can be converted into a decimal number by adding the products of each bit and its weight.

METHOD: 1
-(101)

$$
\begin{aligned}
101_{2} & =1 \times 2^{2}+0 \times 2^{1}+1 \times 2^{0}=4+0+1 \\
& =5
\end{aligned}
$$

ANS: $(101)_{2}=(5)_{10}$

## Binary Fractions

$$
\begin{aligned}
& z^{0}=1 \\
& z^{-1}=\frac{1}{z^{1}}=\frac{1}{2}=0.5 \\
& z^{-2}=\frac{1}{z^{2}}=\frac{1}{4}=0.25 \\
& z^{-3}=\frac{1}{z^{3}}=\frac{1}{8}=0.125 \\
& z^{-4}=\frac{1}{z^{4}}=\frac{1}{16}=0.0625 \\
& z^{-5}=\frac{1}{z^{5}}=\frac{1}{32}=0.03125
\end{aligned}
$$

## METHOD:2

$(1101.0111)_{2}$
$101.0111=\left(1 \times 2^{3}\right)+\left(1 \times 2^{2}\right)+\left(0 \times 2^{1}\right)+\left(1 \times 2^{0}\right)+\left(0 \times 2^{-1}\right)+\left(1 \times 2^{-2}\right)+\left(1 \times 2^{-3}\right)+\left(1 \times 2^{-4}\right)$

$$
\begin{aligned}
& =8+4+0+1+0+1 / 4+1 / 8+1 / 16 \\
& =8+4+0+1+0+0.25+0.125+0.0625
\end{aligned}
$$

Ans:

$$
(1101.0111)_{2}=13.4375_{10}
$$



## Octal Number System

-The prefix "Oct -" stands for 8
-The Octal number system is a Base 8 number system:

1. There are 8 symbols that represent quantities:
2. $0,1,2,3,4,5,6,7$
3. Each place value in a decimal number is a power of $\underline{8}$.

## Convert decimal numbers to Octal

-To convert a decimal number to octal, we have to divide the decimal number by 8 repeatedly and collect the remainders from top to bottom


$$
(225.225)_{10}=(341.16314)_{8}
$$

Fractional part:

$0.225 \times 8=1.800$
$0.800 \times 8=6.400 \quad 6$
$0.400 \times 8=3.200 \quad 3$
$0.200 \times 8=1.600$
$0.600 \times 8=4.800$

Convert Octal numbers to decimal number


- Example: $253.64_{8}$
$=\left(2 \times 8^{2}\right)+\left(5 \times 8^{1}\right)+\left(3 \times 8^{0}\right)+\left(6 \times 8^{-1}\right)+\left(4 \times 8^{-2}\right)$
$=128+40+3+0.75+0.0625$
$=171.8125$


## - Exercise: Convert $172.4_{8}$ to decimal

Answer: $172.4_{8}=122.5$

## Hexadecimal Number System

-The prefix "Hexa -" stands for 16

- -The Hexa number system is a Base 16 number system:
- There are 16 symbols that represent quantities:
- 2.0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F
- Each place value in a decimal number is a power of 16 .


## Hexadecimal Number System (HEX)

| Decimal No. | Binary No. | Hex No. |
| :---: | :---: | :---: |
| 0 | 0000 | 0 |
| 1 | 0001 | 1 |
| 2 | 0010 | 2 |
| 3 | 0011 | 3 |
| 4 | 0100 | 4 |
| 5 | 0101 | 5 |
| 6 | 0110 | 6 |
| 7 | 0111 | 7 |


| Decimal No. | Binary No. | Hex No. |
| :---: | :---: | :---: |
| 8 | 1000 | 8 |
| 9 | 1001 | 9 |
| 10 | 1010 | A |
| 11 | 1011 | B |
| 12 | 1100 | C |
| 13 | 1101 | D |
| 14 | 1110 | E |
| 15 | 1111 | F |

## Convert decimal numbers to hexadecimal

-To convert a decimal number to octal, we have to divide the decimal number by 8 repeatedly and collect the remainders from top to bottom.

| $(374.37)_{10}$ |  |  |  |
| :---: | :---: | :---: | :---: |
|  | 374 |  | $0.37 \times 16=5.92=0.92$ with Carry 5 |
| 16 | 23 | 6 | $0.92 \times 16=14.72=0.72$ with |
| 16 | 1 | 7 | $0.72 \times 16=11.52=0.52$ with |
|  |  | $1$ | $0.52 \times 16=8.32=0.32$ with |
| $(176)_{16}$ |  |  | $(0.5 E B 8){ }_{16}$ |
| Integer Part |  |  | Fraction Part |
| $(374.37)_{10}=(176.5 E B 8)_{16}$ |  |  |  |

Convert hexadecimal numbers to decimal


- Convert (1E.8C) 16 to decimal $16^{1} 16^{0} \cdot 16^{-1} 16^{-2}$
1 E 8 C
$=\left(1 \times 16^{1}\right)+\left(14 \times 16^{0}\right)+\left(8 \times 16^{-1}\right)+\left(12 \times 16^{-2}\right)$
$=16+14+0.5+0.04688$
$=(30.54688)_{10}$

Convert binary numbers to Octal


1) 10111.12

010111 . 1002
$\left.)^{2} 7.4\right)_{8}$

Convert binary numbers to hexadecimal


1) $(110.101)_{2}$
$(0110.1010)_{2}$
(6.A) ${ }_{16}$

Convert Octal number to binary


Convert hexadecimal Numbers to binary

$3 A B 2_{16}=11101010110010_{2}$

## UNIT -- II

Boolean Algebra and Gate Networks: Fundamentals concepts of Boolean Algebra - Logical Multiplication AND Gates, OR Gates, and Inverters - Evaluation of logical Expressions Basic Law of Boolean Algebra - Simplification of expressions - De Morgan's theorems Basic Duality of Boolean Algebra - Derivation of a Boolean Expression.

## BOOLEAN ALGEBRA AND GATE NETWORKS

Modern Computers are designed and maintained, and their operation is analyzed, by using techniques and symbology from a field of mathematics called modern algebra.Algebraists have studied forover ahundred yearsmathematical systems calledBoolean algebra.
$>$ ThenameBooleanalgebrahonorsafascinatingEnglishmathematician,GeorgeBoole.
$>$ He published a classic book on 1854, an investigation of the laws of thought, on which are founded the mathematical theories oflogic and probabilities.
$>$ Calculus of propositions and the algebra of sets, were based principally on Boole's work.

## FUNDAMENTAL CONCEPTS OF BOOLEAN ALGEBRA.

The fundamental concepts may include the following that
$\checkmark$ The variableused in Boolean equation has auniquecharacteristic.
$\checkmark$ Thetwo values assumed by a variable may berepresented by the symbols 0 and 1.
$\checkmark$ The original symbol proposed by Boole was '+'.
$\checkmark$ Foragiven value of the variable, the function can be either0 or 1 .
$\checkmark$ Therulesforthisoperationcanbegivenas

$$
\begin{aligned}
& \text { follows: } 0+0=0 \\
& 0+1=1 \\
& 1+0=1 \\
& 1+1=1
\end{aligned}
$$

Thisislogicaladditiontableandrepresentsastandardbinaryadditiontableexceptforthe last entry.
Both x and y represent 1 s , the value of $\mathrm{x}+\mathrm{y}$ is 1 .

## LOGICAL MULTIPLICATION AND GATES

In Boolean Algebra '.' Symbol is used to represent Logical multiplication and AND operation.
Therulesforthisoperation are as follows: $0.0=0$
$0.1=0$
$1.0=0$
$1.1=1$
Both ( + ) and (.) obey a mathematical rule called the associative law. For instance

$$
\begin{gathered}
(\mathrm{X}+\mathrm{Y})+\mathrm{Z}=\mathrm{X}+(\mathrm{Y}+\mathrm{Z}) \\
(\mathrm{X} . \mathrm{Y}) . \mathrm{Z}
\end{gathered}=\mathrm{X} .(\mathrm{Y} . \mathrm{Z})
$$

Wecansimplywrite as $\mathbf{X}+\mathbf{Y}+\mathbf{Z}$ and $\mathbf{X}$. Y.Z.Fornomatterinwhatordertheoperation is performed, the result is same.

The + and .operations are physically realized by two types ofelectronic circuits called OR gates and AND gates.

## GATE

Agateissimplyanelectroniccircuit,whichoperatesononeormoreinputsignalsto produce an output signal.

## AND GATE

The AND gate is the logical circuit with the operation similar to logical multiplication.
Theyproducethehighoutputifalltheinputsareinhighstate, thisgateproducelow output, when any one of the inputs is low

| TRUTH TABLE |  |
| :---: | :---: |
|  |  |
| AND Gate |  |

## OR GATE

The OR gate is similar to the operation of arithmetic addition. TheOR gate produce thehighoutput when any one ofthe input is inhighstate. We get low output if either of the input islow.


TRUTH TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $X$ | $Y$ | $Z$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

## Complementation and inverters or NOT gate

$\checkmark$ InBooleanalgebra, wehaveanoperationcalled complementationandthesymbolis
"-".
$\checkmark \quad$ Thecomplementis physically realized by a gate called inverter orNOT gate.
$\checkmark \quad$ TheNOTgateproduce highoutput, when the inputislow and low output when the input ishigh.

TRUTH TABLE

| INPUT | OUTPUT |
| :---: | :---: |
| $X$ | $Z$ |
| 0 | 1 |
| 1 | 0 |

## EVALUATION OF LOGICAL EXPRESSION

- The table of values for the three operations is called tables of combinations.
- To study a logical expression, it is very useful to construct a table of values for the variables.
- Consider the expression $\mathbf{X}+\mathbf{Y Z}$. There are three variables in this expression $\mathbf{X}, \mathbf{Y}, \mathbf{Z}$, each of which can assume the value $\mathbf{0}$ or $\mathbf{1}$.

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Z}$ | $\mathbf{Z}$ | $\mathbf{Y} \mathbf{Z}^{\prime}$ | $\mathbf{X}+\mathbf{Y Z} \mathbf{Z}^{\mathbf{\prime}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |

$>$ The above is the truth table forthe expression $\mathbf{X}+\mathbf{Y Z}$. The value $\mathbf{Z}$ is complemented and the complemented value is multiplied with $\mathbf{Y}$ to get $_{\mathbf{Y}} \mathbf{Z}$ '.
$>$ This column will have the value 1 only when both $\mathbf{Y}$ is a 1 and $\mathbf{Z}{ }^{\prime}$ is a 1 .
$>$ Now the value of $\mathbf{Y Z}$ ' is performed logical addition with the value of $\mathbf{X}$ and the final value is evaluated.

## BASIC LAWS OF BOOLEAN ALGEBRA

$>$ AlistofbasicrulesbywhichBooleanalgebraexpressionsmaybemanipulatedare contained in this table.
$>$ Each rule may be proved by using the proof by perfect induction.

BOOLEAN ALGEBRA RULES
The McGraw-Hill Companies, Inc, all rights reserved.
TABLE 5 Boolean Identities.

| Identity | Name |
| :---: | :---: |
| $\overline{\bar{x}}=x$ | Law of the double complement |
| $\begin{aligned} & x+x=x \\ & x \cdot x=x \end{aligned}$ | Idempotent laws |
| $\begin{aligned} & x+0=x \\ & x \cdot 1=x \end{aligned}$ | Identity laws |
| $\begin{aligned} & x+1=1 \\ & x \cdot 0=0 \end{aligned}$ | Domination laws |
| $\begin{aligned} & x+y=y+x \\ & x y=y x \end{aligned}$ | Commutative laws |
| $\begin{aligned} & x+(y+z)=(x+y)+z \\ & x(y z)=(x y) x \end{aligned}$ | Associative laws |
| $\begin{aligned} & x+y z=(x+y)(x+z) \\ & x(y+z)=x y+x z \end{aligned}$ | Distributive laws |
| $\begin{aligned} & \overline{(x y)}=\bar{x}+\bar{y} \\ & \overline{(x+y)}=\bar{x} \bar{y} \end{aligned}$ | De Morgan slaws |
| $\begin{aligned} & x+x y=x \\ & x(x+y)=x \end{aligned}$ | Absorption laws |
| $x+\bar{x}=1$ | Unit property |
| $x \bar{x}=0$ | Zero property |

## SIMPLIFICATION OF EXPRESSIONS

The rules may be used to simplify Boolean expression.
Consider the expression $(\mathbf{X}+\mathbf{Y})\left(\mathbf{X}+\mathbf{Y}^{\prime}\right)\left(\mathbf{X}^{\mathbf{\prime}}+\mathbf{Z}\right)$.
This can be simplified by

$$
(\mathrm{X}+\mathrm{Y})(\mathrm{X}+\mathrm{Y})(\mathrm{X}+\mathrm{Z})
$$

Consider the two terms,

$$
\begin{array}{lc}
(X+Y)\left(X+Y^{\prime}\right) & \\
\mathbf{X X}+\mathbf{X Y}+\mathbf{Y Y}+\mathbf{Y} \mathbf{Y}^{\prime}, & \\
\mathbf{X}+\mathbf{X Y} \mathbf{Y}^{\prime}+\mathbf{X Y}+\mathbf{0} & (\mathbf{Y Y}=\mathbf{0}, \mathbf{X X}=\mathbf{X}) \\
\mathbf{X}+\mathbf{X}\left(\mathbf{Y}^{\prime}+\mathbf{Y}\right) & \left(\mathbf{Y}^{\prime}+\mathbf{Y}=\mathbf{1}\right) \\
\mathbf{X}+\mathbf{X}(\mathbf{1}) & \\
\mathbf{X}+\mathbf{X} & (\mathbf{X}+\mathbf{X}=\mathbf{1}) \\
\quad \mathbf{X} &
\end{array}
$$

Now multiply the term $(\mathbf{X}+\mathbf{Z})$

$$
X\left(X^{\prime}+Z\right) X^{\prime}+X Z .
$$

$$
\mathbf{X Z .} \quad \mathbf{X X}^{\prime}=\mathbf{0}
$$

So the expression $(\mathbf{X}+\mathbf{Y})\left(\mathbf{X}+\mathbf{Y}^{\prime}\right)\left(\mathbf{X}^{\prime}+\mathbf{Z}\right)$ is reduced to $\mathbf{X Z}$.

$$
\begin{aligned}
\overline{(\mathrm{A} \overline{\mathrm{~B}}+\overline{\mathrm{A} B})(A+} & B) \quad=\overline{\mathrm{A} \overline{\mathrm{~B}}} \overline{\overline{\mathrm{AB}}}(\mathrm{~A}+\mathrm{B}) \\
& =(\overline{\mathrm{A}}+\mathrm{B})(\mathrm{A}+\overline{\mathrm{B}})(\mathrm{A}+\mathrm{B}) \\
& =(\overline{\mathrm{A}}+\mathrm{B})(\mathrm{AA}+\mathrm{AB}+\overline{\mathrm{BA}}+\overline{\mathrm{BB}}) \\
& =(\overline{\mathrm{A}}+\mathrm{B})(\mathrm{A}+\mathrm{AB}+\mathrm{AB}+\overline{\mathrm{BB}}) \\
& =(\overline{\mathrm{A}}+\mathrm{B})(\mathrm{A}(1+\mathrm{B}+\overline{\mathrm{B}})+\overline{\mathrm{BB}}) \\
& =(\overline{\mathrm{A}}+\mathrm{B})(\mathrm{A}(1)+\overline{\mathrm{BB}}) \\
& =(\overline{\mathrm{A}}+\mathrm{B}) \mathrm{A} \\
& =\mathrm{A} \overline{\mathrm{~A}}+\mathrm{AB} \\
& =\mathrm{AB}
\end{aligned}
$$

- Ex. Simplify - $A B+A(B+C)+B(B+C)$
- Solution $-A B+A B+A C+B B+B C$
$A B+A B+A C+B+B C$
$A B+A C+B+B C$
$A B+A C+B$
$B+A C$
- $(A+B)(A+C)=A+B C$
- This rule can be proved as follows:
- $(A+B)(A+C)=A A+A C+A B+B C($ Distributive law $)$
$=\mathrm{A}+\mathrm{AC}+\mathrm{AB}+\mathrm{BC}(\mathrm{AA}=\mathrm{A})$
$=A(1+C)+A B+B C \quad(1+C=1)$
$=A .1+A B+B C$
$=A(1+B)+B C \quad(1+B=1)$
$=\mathrm{A} .1+\mathrm{BC} \quad(\mathrm{A} .1=\mathrm{A})$
$=\mathrm{A}+\mathrm{BC}$


## DEMORGAN'S THEOREM

Demorgan's theorem is very useful to design circuits in Boolean algebra.
The following two rules are the Demorgan's theorem.

$$
\text { 1. } \mathrm{X}^{\prime}+\mathrm{Y}^{\prime}=\mathrm{X}^{\prime} . \mathrm{Y}^{\prime}
$$

2. $\left(\mathbf{X} . Y^{\prime}\right)^{\prime}=X^{\prime}+Y^{\prime}$
$>$ ThecomplementofanyBooleanexpressionorapartofanyexpressionmaybefound by means of these theorems.
> Two steps are used to form a complement.
3. The ( + )symbolsare replaced with(.) and(.)symbol are replaced with $(+)$ symbol.
4. Each of the terms in the expression is complemented.

The complement of W' $\mathrm{X}+\mathrm{YZ}$ ' is done by two steps:
$\checkmark$ The addition symbol is changed
$\checkmark$ The complement of each term is
formed. Ex:
( $\left.W^{\prime} . X\right)^{\prime}\left(Y . Z^{\prime}\right)^{\prime}$
can be written as

$$
\left(\mathrm{W}+\mathrm{X}^{\prime}\right)\left(\mathrm{Y}^{\prime}+\mathrm{Z}\right)
$$

Since WandZwerealreadycomplemented, they becomeuncomplementedbythe
theorem
$\mathrm{X}^{\prime}=\mathrm{X}$.
It is sometimes necessary to complement both sides of an equation. This may be done in the same way as before:

$$
\mathrm{WX}+\mathrm{YZ}=0
$$

Complementing both sides gives

$$
\begin{aligned}
& (\mathrm{WX}+\mathrm{YZ})^{\prime}=0^{\prime} \\
& \left(\mathrm{W}^{\prime}+\mathrm{X}^{\prime}\right)\left(\mathrm{Y}^{\prime}+\mathrm{Z}^{\prime}\right)=1
\end{aligned}
$$

TRUTH TABLE FOR DEMORGAN'S THEOREM

| INPUTS |  | OUTPUT |
| :--- | :--- | :---: |
| $X$ | $Y$ | $Z$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

## BASIC DUALITY OF BOOLEAN ALGEBRA

$>$ Thepostulatesandtheoremswhichhavebeenpresentedcanallbedivided intopairs.
$>$ Boolean algebra is defined as $\mathbf{( 0 , 1 )}$ and by the two binary operator $(+,$.

## Example:

i. $\quad(\mathbf{X}+\mathbf{Y})+\mathbf{Z}=\mathbf{X}+(\mathbf{Y}+\mathbf{Z})$ is the dual of $(\mathbf{X Y}) \mathbf{Z}=\mathbf{X}(\mathbf{Y} \mathbf{Z})$
ii. $\quad \mathbf{X}+\mathbf{0}=\mathbf{X}$ is the dual of $\mathbf{X} . \mathbf{1}=\mathbf{X}$.
iii. $\quad \mathbf{X}+\mathbf{X}=\mathbf{X}$ is the dual $\mathbf{X} \cdot \mathbf{X}=\mathbf{X}$
iv. $\quad \mathbf{X}+\mathbf{Y}=\mathbf{Y}+\mathbf{X}$ is the dual $\mathbf{X} . \mathbf{Y}=\mathbf{Y} . \mathbf{X}$

## DERIVATION OF A BOOLEAN EXPRESSION

When designing a logical circuit, the logical designer works from two sets of known values.

1. The various states which the inputs to the logical network can take, and
2. The desired outputs for each input condition.

The logical expression is derived from these sets of values.
Thetruth table fortwo inputsX andY inalogicalnetworkto give an outputZis as
follows:

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Z}$ |
| :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |

$>$ It is necessary to add another column to the table.
$>$ This consists of list of product terms obtained from input variables.
$>$ The inputiscomplemented when the inputvalue is 0 and not complemented when the value is 1 .

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Z}$ | Product of terms |
| :---: | :---: | :---: | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{( X Y}^{\prime}{ }^{\prime}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{( X Y )}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{( X Y )}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{( X Y )}$ |

$>$ Whenever Z is equal to 1, the X and Y product term from the same row is removed and formed into sum of products.
$>$ The table for the expression $\mathbf{X}+\mathbf{Y}$ is evaluated.

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Y}$ | $\mathbf{X}+\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |

The lastcolumnofthis tableagrees withthe lastcolumnofthedesired function(the value of Z ) and they are equivalent.

There are now three terms, each product of two variables. The logical sum of these is equal to the expression desired. This type of expression is often referred to as canonical expansion for the function.
$>$ The complete expression in normal form is

$$
(X Y)^{\prime}+X Y^{\prime}+X Y=Z
$$

The left-hand side of the expression may be simplified as follows:

$$
(\mathrm{XY})^{\prime}+\mathrm{X}\left(\mathrm{Y}^{\prime}+\mathrm{Y}\right)=\mathrm{Z}
$$

$$
\begin{aligned}
&(\mathrm{XY})^{\prime}+\mathrm{X}(1)=\mathrm{Z}(\mathrm{XY})^{\prime}+ \mathrm{X}=\mathrm{Z} \\
& \mathrm{X}+\mathrm{Y}^{\prime}=\mathbf{Z}
\end{aligned}
$$

Truth table for three input values $X, Y$ and $Z$

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Z}$ | Output <br> $\mathbf{A}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |

A column is added to listing the inputs, $\mathrm{A}, \mathrm{Y}$, and Z according to their values in the input columns.
The productterms from each row in which the output is a 1 are collected ( $(\mathrm{XYZ})^{\prime}, \mathrm{X}^{\prime} \mathrm{YZ}$ ', $\mathrm{XY}^{\prime} \mathrm{Z}^{\prime}$, and XYZ ') and the desired expression is the sum of these products ( $\mathrm{X}^{\prime} \mathrm{Y}^{\prime} \mathrm{Z}^{\prime}+$ $\left.X^{\prime} Y Z '+X Y ' Z '+X Y Z '\right)$.

Therefore, the complete expression in standard form for the desired network is

$$
\begin{aligned}
& X^{\prime} Y^{\prime} Z^{\prime}+X^{\prime} Y Z Z^{\prime}+X^{\prime} Z^{\prime}+X Y Z^{\prime}=A \\
& \mathbf{X}^{\prime}\left(\mathbf{Y}^{\prime} \mathbf{Z}^{\prime}+\mathbf{Y Z} \mathbf{Z}^{\prime}\right)+\mathbf{X}\left(\mathbf{Y}^{\prime} \mathbf{Z}^{\prime}+\mathbf{Y} \mathbf{Z}^{\prime}\right)=\mathbf{A} \\
& \mathbf{X}^{\prime}\left(\mathbf{Z}^{\prime}\left(\mathbf{Y}^{\prime}+\mathbf{Y}\right)\right)+\mathbf{X}\left(\mathbf{Z}^{\prime}\left(\left(\mathbf{Y}^{\prime}+\mathbf{Y}\right)\right)=\mathbf{A}\right. \\
& \mathbf{X}^{\prime} \mathbf{Z}^{\prime}+\mathbf{X Z} \quad=\quad=\mathbf{A} \\
& \mathbf{Z} \quad=\mathbf{A}
\end{aligned}
$$

## UNIT -- III

Interconnecting Gates - Sum of products (SOP) and Products of sums (POS) Derivation of products of sums expressions - Derivation of three Input variable expression - NAND gates and NOR gates - The Map method for simplifying expressions - Sub cube and covering - product of sums expressions - Don't cares.

## Interconnecting Gates


what is the logic expression following logic circuit


## Sum of products (SOP)

- An SOP expression when two or more product terms are summed by Boolean addition.

Examples:

$$
\begin{aligned}
& \quad A B+A B C \\
& A B C+C D E+\bar{B} C \bar{D} \\
& \bar{A} B+\bar{A} B \bar{C}+A C \\
& \text { Also: } \\
& \\
& A+\bar{A} \bar{B} C+B C \bar{D}
\end{aligned}
$$

- In an SOP form, a single over bar cannot extend over more than one variable; however, more than one variable in a term can have an over bar:

Examples:

$$
\bar{A} \bar{B} \bar{C} \text { is ok }
$$

But not:

$$
\overline{A B C}
$$

Implementation of an SOP

- $X=A B+B C D+A C$
- AND/OR implementation

- NAND/NAND implementation


General Expression $\rightarrow$ SOP

- Any logic expression can be changed into SOP form by applying Boolean algebra techniques. ex:

$$
\begin{array}{ll}
A(B+C D) & =A B+A C D \\
A B+B(C D+E F) & =A B+B C D+B E F \\
(A+B)(B+C+D) & =A B+A C+A D+B B+B C+B D \\
(A+B)+C & =(A+B) C=(A+B) C=A C+B C
\end{array}
$$

## The Product-of-Sums (POS)

- When two or more sum terms are multiplied, the result expression is a product-of-sums (POS):
- Examples:

$$
\begin{aligned}
& (\bar{A}+B)(A+\bar{B}+C) \\
& (\bar{A}+\bar{B}+\bar{C})(C+\bar{D}+E)(\bar{B}+C+D) \\
& (A+B)(A+\bar{B}+C)(\bar{A}+C)
\end{aligned}
$$

- Also:

$$
\bar{A}(\bar{A}+\bar{B}+C)(B+C+\bar{D})
$$

- In a POS form, a single over bar cannot extend over more than one variable; however, more than one variable in a term can have an over bar:
- Examples:

$$
\bar{A}+\bar{B}+\bar{C} \quad \text { is ok }
$$

- Also:

$$
\overline{A+B+C}
$$

## Implementation of a POS

- $X=(A+B)(B+C+D)(A+C)$
- OR/AND implementation



## NAND Gate

- Complemented AND gate
- Generates an output signal of:
- $\quad 1$ if any one of the inputs is a 0
- $\quad 0$ when all the inputs are 1



## NOR Gate

- Complemented OR gate
- Generates an output signal of:
- $\quad 1$ only when all inputs are 0
- $\quad 0$ if any one of inputs is a 1

NOR GATE


TRLTHTABLE

| INPUT |  | OUTPUT |
| :---: | :---: | :---: |
| A | B | A NOR B |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

## The Karnaugh Map

- Feel a little difficult using Boolean algebra laws, rules, and theorems to simplify logic?
- A K-map provides a systematic method for simplifying Boolean expressions and, if properly used, will produce the simplest SOP or POS expression possible, known as the minimum expression.


## What is K-Map

- It's similar to truth table; instead of being organized ( $\mathbf{i} / \mathbf{p}$ and $\mathbf{o} / \mathbf{p}$ ) into columns and rows, the K-map is an array of cells in which each cell represents a binary value of the input variables.
- The cells are arranged in a way so that simplification of a given expression is simply a matter of properly grouping the cells.
- K-maps can be used for expressions with $2,3,4$, and 5 variables.
- 3 and 4 variables will be discussed to illustrate the principles.


## Properties

$\square$ An $n$-variable $K$-map has $2^{n}$ cells with $n$-variable truth table value.
$\square$ Adjacent cells differ in only one bit.
$\square$ Each cell refers to a minterm or maxterm.

For minterm $m_{d}$, moxterm $M_{i}$ and don't care off we place 1, $0, x$.


| ABE | Hedo |
| :---: | :---: |
| 1000 - 10 | 16010-8 |
| 901. 1 | 1001.9 |
| 6010-2 | 1010 - 10 |
| doll 3 | 10L1-11 |
| 6101-4 | 1107-12 |
| \$101-5 | 1101.13 |
| 6010-5 | 1140-14 |
| 6114-7 | 1111.15 |

## Simplification Process

$\square$ No diagonals.
$\square$ Only $2^{\wedge} \mathrm{n}$ cells in each group.
$\square$ Groups should be as large as possible.
$\square_{\text {A group can be combined if all cells of the group have }}$ same set of variable.
$\square$ Overlapping allowed.
$\square$ Fewest number of groups possible.

## Two Variable K-map Grouping

Groups of One-4


## Two Variable K-Map Groupings

Groups of Two - 2


The 2 Variable K-Map


- $\quad \mathbf{F}(\mathbf{A}, \mathbf{B})=\mathbf{A B}+\mathbf{A B}+\mathbf{A B}$


The 3 Variable K-Map

- $\mathbf{F}(\mathbf{A}, \mathbf{B}, \mathbf{C})=\sum(\mathbf{0}, \mathbf{1}, \mathbf{6}, 7)$

- $\quad \mathbf{F}(\mathbf{A}, \mathbf{B}, \mathrm{C})=\sum(\mathbf{0}, \mathbf{2}, 5,7)$



## Karnaugh Mapping Worked Example

Solving problems using the Karnaugh mapping.

$$
\begin{aligned}
& Z=f \quad A, B, C=\bar{A} \cdot \bar{B} \cdot \bar{C}+\bar{A} \cdot B+A \cdot B \cdot \bar{C}+A \cdot C
\end{aligned}
$$

$$
\begin{aligned}
& \bar{A} \cdot \bar{B} \cdot \bar{C}+\bar{A} \cdot B+A \cdot B \cdot \bar{C}+A . C \\
& \bar{A} \cdot \bar{C}+B+A \cdot C
\end{aligned}
$$

The 3 Variable K-Map

- There are 8 cells as shown:


The 4-Variable K-Map


- $\mathbf{F}(\mathbf{A}, \mathbf{B}, \mathrm{C}, \mathrm{D})=\sum(\mathbf{0}, \mathbf{1}, \mathbf{2}, \mathbf{4}, \mathbf{5}, \mathbf{1 0}, \mathbf{1 1}, \mathbf{1 4 , 1 5})$


The 4-Variable K-Map


## Don't-care condition

$\square$ Minterms that may produce either 0 or 1 for the function.Marked with an ' $x$ ' in the K-map.These don't-care conditions can
 be used to provide further simplification.

## Don't Care Conditions

Simplified sum-of-products (SOP) logic expression for the logic function $\mathrm{F}_{4}$.

[^0]

UNIT -- IV
Microprocessors, Microcomputers and Assembly Language: Microprocessors - Microprocessor instruction set and Computer Languages-From large computers to single chip Microcontrollers; Microprocessor Architecture and Microcomputer systems: Microprocessor Architecture and its operations - Memory - I/O devices; $\mathbf{8 0 8 5}$ Microprocessor Architecture and Interfacing: The $\mathbf{8 0 8 5}$ MPU - Examples of a 8085 based Microcomputer - Memory interfacing

## MICROPROCESSORS

$>$ The word comes from the combination micro and processor.
$>$ Inthiscontextprocessormeansadevicethatprocessesnumbers, specifically binary numbers, 0 's and 1's.
$>$ Micro is a new addition.
$>$ Inthe late 1960's, processors were builtusing discrete elements.
$>$ In the early 1970's the microchip was invented.
$>$ Allofthe components thatmadeupthe processorasingle pieceofsilicon.
> Thesizebecameseveralthousandtimessmallerandthespeedbecameseveral hundred times faster. The "Micro" Processor was born.

The microprocessor is a programmable device that takes in numbers, performs on them arithmetic or logical operations according to the program stored in memory andthen produces other numbers as a result.

## PROGRAMMABLE DEVICE:

$>$ Themicroprocessorcanperformdifferentsetsofoperationsonthedataitreceives dependingonthesequenceofinstructionssuppliedinthegivenprogram.
$>$ Bychangingtheprogram,themicroprocessormanipulatesthedataindifferentways.
Instructions:
$>$ Each microprocessor is designed toexecute a specific group ofoperations.
$>$ This group of operations is called an instruction set.
Takes in:
$>$ Thedatathat themicroprocessormanipulates mustcome fromsomewhere.
$>$ It comes from what is called "input devices".
$>$ These are devices that bring data into the system from the outside world.
$>$ Theserepresent devicessuch asakeyboard, amouse,switches, andthe like.

## NUMBERS:

> It only understands binary numbers.
$>$ A binary digit is called a bit (which comes from binary digit).
$>$ Themicroprocessorrecognizesandprocessesagroupofbitstogether. Thisgroupof bits is called a "word".

They processed information 8-bits at a time.
Later microprocessors (8086 and68000)weredesigned with 16-bitwords. A groupof8- bits were referred to as a "half-word" or "byte". A group of 4 bits is called a "nibble". Also, 32 bit groups were given the name "long word".

Today, all processors manipulate at least 32 bits at a time and there exists microprocessors thatcan process $64,80,128$ bits Words, Bytes, etc.The earliest microprocessor(the Intel 8088 and Motorola's 6800) recognized 8-bit words.

Memory is usually measured by the number of bytes it can hold. It is measured in Kilos, Megas and lately Gigas. A Kilo in computer language is $210=1024$. So, a KB (KiloByte) is 1024 bytes. Mega is 1024 Kilos and Giga is 1024 Mega.
$>$ Computer-a programmable machine that processes binary data.
> It includes four components:
$>\mathrm{CPU}$ (ALU plus controlunit), memory, input, and output.

## Microprocessor Digital

- CPU-the Central Processing Unit. The group of circuits that processes data and provides control signals and timing. It includes the arithmetic/logic unit, registers, instruction decoder, and the control unit.


## Block diagram of a computer



- ALU-thegroupofcircuitsthatperformsarithmeticandlogicoperations.TheALUisapart of theCPU.
- Control Unit-Thegroupofcircuits thatprovidestimingandsignalstoalloperationsinthe computer and controls data flow.
- Memory-a medium that stores binary information (instructions and data).
- Input -a device that transfers information from the outside world to the computer


## MICROPROCESSOR INSTRUCTION SET AND COMPUTER LANGUAGES

> Microprocessors recognize and operate in binary numbers.
$>$ However, each microprocessorhas itsown binary words, instructions, meanings, and language.
$>$ The words are formed by combining a number ofbits for a given machine.

## MACHINE LANGUAGE

The number of bits in a word for a given machine is fixed, and words are formed through various'combinationsofthese bits. For example; amachine with a word length ofeightbit scan have $756\left(2^{8}\right)$ combinations ofeightbits-thusalanguageof 256 words.

## 8085 MACHINE LANGUAGE

The Z80 is a microprocessor with 8-bit word length .Its instruction set (or language) is upwardcompatiblewiththatofthe 8080 ; the Z80has 158instructiontypesthatincludethe entire 8080 set of 72 instruction types.

## 8085 ASSEMBLY LANGUAGE

Even though the instructions can be written in hexadecimal code, it is still not easy to understand such a program. Therefore, each manufacturer of microprocessors has devised a symbolic code for each instruction, called a mnemonic.
ASCII Codes

Acomputer is abinarymachine; in orderto communicatewiththecomputerinalphabetic letters and decimal numbers. translation codes are necessary. The commonly used codeis known as ASCII-AmericanStandardCodeforInformationInterchange..

Another code, called EBCDIC (Extended Binary Coded Decimal Interchange Code) is widely used in IBM computers

## HIGH-LEVEL LANGUAGES

Programming languages that are intended to be machine-independent are called high-level languages. The listincludes suchlanguages asC,FORTRAN,BASIC,PASCAL, andCOBOL.

Each microprocessor needs its own compiler or interpreter for each high-level language.

OPERATING SYSTEMS:

The interaction between the hardware and the software is managed by a set of programs called an operating system of a computer.


## FROM LARGE COMPUTERS TO SINGLE-CHIP MICROCONTROLLERS

Different types of computers are designed to serve different purposes. some are suitable for scientific calculations, while others are used simply for turning appliances on and off.

In 1970s, computers were broadly classified in three categories as Mainframe, Mini and Microcomputers..

## LARGE COMPUTERS:

These are large, general-purpose, multi-user, multitasking computers designed to perform such data processing tasks as complex scientific and engineering calculations and handling of records for large corporations or government agencies.

## MEDIUM-SIZE COMPUTERS:

In the 1960s, these computers were designed to meet the instructional needs of small
colleges, the manufacturing problems of small factories, and the data processing tasks of medium-size businesses, such as payroll and accounting. These were called mini-computers. Thesemachineswereslowerandsmallerinmemorycapacitythanmainframes.

## MICRO COMPUTERS:

The 4-bit and 8-bit microprocessors became available in the nid-1970s, and initial applications were primarily in the areas of machines control and instrumentation. Present- day microcomputers can be classified in four groups: personal (or business) computers (PC), work stations,single-board,andsingle-chipmicrocomputers(microcontrollers).

## PERSONAL COMPUTERS (PC):

These microcomputers are single-user system and are for a variety of purposes such as payroll, business accounts, word processing, legal and medical record keeping, personal finance, accessing internet resources (e-mail, web search, newsgroup), and instruction. They are also known as personal computers ( $\mathbf{P C}$ ) or desktop computers.

## WORKSTATIONS:

These are high-performance cousins of the personal computers. They are used in engineering and scientific applications such as computer-aided design (CAD), computer- aided engineering (CAE), and computer-aided manufacturing (CAM).They generally include system memory and storage (hard disk) memory in gigabytes, and a high-resolution screen. The RISC processors tend to be faster and more efficient than the processor used in personal computers.

SINGLE-BOARD MICROCOMPUTERS:
These microcomputers are primarily used in college laboratories and industries for instructional purpose or to evaluate the performance of a given microprocessor. They can also be part of some larger system.
SINGLE CHIP MICROCOMPUTERS:-
These microcomputers are designed on a single chip, which typically includes a micro processor, 256 bytes of R/W memory, from 1 K to 8 K bytes of ROM, and several signal lines to connect I/Os.

## Microprocessor architecture and microcomputer systems

* The Microprocessor is a programmable digital device, designed with registers, flip-flops and timing elements.
* Ithas a set of instructions, designed internallyto manipulate data and communicate with peripherals.
* The process ofdata manipulation and communication is determined by the logic design of the microprocessor, called the architecture.
* All the various functions performed by the microprocessor can be classified in three general categories.

$$
\checkmark \text { Microprocessor-initiated operations }
$$

$\checkmark$ Internal operations
$\checkmark$ Peripheral operations

* The term micro processing unit(MPU) is defined as a group of devices that can perform these functions with the necessary set of control signals.
* This is similar to the term central processing unit(CPU).

Microprocessor initiated operations and 8085 bus organization

* The MPU performs primarily four operations.

1. Memory Read: Reads data from memory.
2. Memory Write: Writes data from memory.
3. I/O Read: Accepts data from input devices.
4. I/O Write: Sends data to output devices.

* These are communication process between the MPU and peripheral devices.
* Tocommunicate withtheperipheral(or amemorylocation), theMPUneeds the following steps.
Step 1: Identify the peripheral or the memory location with its
address. Step 2: Transfer binary information.
Step 3: Provide timing or synchronization signals.
To perform these functions using three sets of communication lines called buses


Address bus

* Group of 16 lines identified as A0 to A15.
* The address bus is unidirectional. Bits flow in one direction- from the MPU to peripheral devices.
* The MPU uses this bus to perform step1.
* In computer, each peripheral or memory location is identified by a number called an address, used to carry 16-bit address.
Data bus
* Group of 8 lines are used for data flow.
* Bi-directional data flow in both direction, between the MPU and memory and peripheral devices.
* The MPU uses this bus to perform step2.
* The8linesenabletheMPUtomanipulate8-bitdatarangingfrom00toFF( $2=256$ numbers $)$.

Control bus

* This bus is comprised of various single lines that carry synchronization signals.
* The MPU uses this bus to perform step3.
* TheMPU generates specific control signals for every operation it performs.
* The MPU sends a pulse called Memory Read as the control signal.
* Thepulseactivatesthememorychipandthecontentsofthememorylocationareplaced
on the databus.


## Input and output devices (I/O) devices

* Input/output devices are the means through which the MPU communicates with "the outside world".
* TheMPUacceptsbinarydataas inputfrom devicessuchaskeyboardsandA/D converters and sends data to output devices such as LEDs or printers.


## I/Os with 8-bit addresses (peripheral-mapped I/O)

* TheMPU useseightaddress linesto identify aninputor an outputdevice. This is knownas peripheral-mapped I/O.
* Theeightaddresslinescanhave256(2 combinations)address.MPUcanidentify256 input devices and 256 output devices with addresses ranging from 00 H to FFH .
* Theinputandoutputdevicesaredifferentiatedbythecontrolsignals,theMPUusesthe I/O readcontrolsignalsforinputdevicesandI/Owritecontrolsignalsforoutput device.
* The steps in communicating with an I/O device are as follows.
$\checkmark$ TheMPU places an 8-bitaddress on the addressbus, which is decoded by external decode logic.
$\checkmark$ TheMPUsendsacontrol signal(I/OreadorI/Owrite) andenablestheI/O device.
$\checkmark$ Data are transferred using the data bus.


## I/O with 16-bit addresses (Memory-Mapped I/O)

* The MPU uses 16 addresses lines to identify an I/O device.
* An I/O is connected as if it is a memory register known as memory mapped I/O.
* The MPU uses the same control signal and instructions as those of memory.
* In somemicroprocessors, allI/Oshave 16-bitaddresses.I/Os andmemory share the same memory map.

8085 microprocessor architecture and memory interfacing

## The 8085 MPU

* Thetermmicroprocessingunit(MPU)is similartothetermcentralprocessingunit(CPU).
* The MPU is a device or a group of devices that can communicate with peripherals provide timing signals, direct data flow, and perform computing tasks as specified by the instructions in memory.
* The 8085 microprocessor can almost qualify as an MPU, but with the following two limitations.
$\checkmark$ The low-order address bus of the 8085 microprocessor is multiplexed (time shared) with the data bus. The buses need to be multiplexed.
$\checkmark$ Appropriate control signals need to be generated to interface memory and I/O with the 8085 .


## 8085 microprocessor

* The8085Aisan8-bitgeneral-purposemicroprocessorcapableofaddressing64Kofmemory.
* Thedevicehasfortypins,requiresa+5vsinglepowersupplyandcanoperatewitha3-

MHz single-phase clock.

* The 8085 is an enhanced version of its predecessor 8080A meaning that 8085 instruction set includes all the 8080A instructions and some additional instructions.
* The entire signal can be classified in to six groups.
- Address - bus
- Data-bus
- Control and status signals
- Power supply and frequency signals
- Externally initiatedsignals




## Address

The 16 signal lines which are used as the address bus are split in to two segments.
A15-A8 are unidirectional and used for the most significant bits called the highorder address.

## Multiplexed address/databus

The signal lines AD7-AD0 are bidirectional. They serve a dual
purpose. They are used as the low-order address bus aswell as the databus.
During theearlierpart, theyareusedaslow-orderbus.Duringthelaterpart,theyare used as databus.

## Control and Status Signals

This includes two control signals (RD and WR) three status signals (I/O, S1 and S0) and one special signal (ALE) to indicate the beginning of the operation.

## ALE - Address LatchEnable

This signal is used primarily to latch the low-order address from the multiplexed bus
and generate a separate set of eight address lines A7-A0.
RD - Read
This signal indicates that the selected I/O ormemory device is to beread and data are available on the data bus.
WR - Write
This signal indicates that the data on the data bus are to be written into a selected memory or I/O location.
IO/M

Thissignal is used to differentiate between I/O andmemory operations. Whenit ishigh, it indicates an I/O operation; when it is low, it indicates a memory operation.

## S1 and S0

These signal signals, similar to IO/M can identify various operations, but they are rarely used in small systems.

## Power Supply and clock Frequency

Vcc - +5 v powersupply
Vss-groundreference
$\mathbf{X 1}, \mathbf{X 2}$ : a crystal is connected at three two pins.
CLK (OUT) - clock output. This signal can be used as the system clock for other devices.

## EXTERNALLY INITIATED SIGNALS, INCLUDING INTERRUPTS

The 8085 have five interrupt signals that can be used to interrupt a program execution.
In addition to the interrupts, three pins-RESET, HOLD and READY-accept the externally initiated signals as inputs.
INTR - interrupt request.
Thisisusedasageneralpurposeinterrupts; itissimilartotheINTsignalof
8080A. INTA- interruptacknowledge.
it is used to acknowledge an
interrupt. RST 7.5, RST 6.5, RST 5.5
-restart interrupts.
It transfers the program control to specific memory locations. They have higher priority
than the INTR interrupt.
TRAP
Non-maskable, highest priority interrupt.
HOLD
Indicates that a peripheral is requesting the use of the address and data buses.

HLDA - hold acknowledge:
Acknowledges the Hold request.
READY
This signal is used to delay the microprocessor read and write cycles until a slow responding peripheral is read to send or accept data.

## RESET IN

When the signal on this pin goes low the program counter is set to zero.
RESET OUT
ThissignalindicatesthattheMPUisbeingreset.Thissignalcanbeusedtoresetotherdevices.


## DEMULTIPLEXING THE BUS AD7 - AD0

* The address on the high-order bus $(20 \mathrm{H})$ remains on the bus for three clock periods. However, the low-orderaddress $(05 \mathrm{H})$ is lost afterthe firstclock period.
* This address needs to be latched and used fro identifying the memory address. If the bus AD7- AD0 is used to identify the memory location $(2005 \mathrm{H})$, the address will change after first clock period.


## Instruction cycle

It is defined as the time required to complete the execution of an instruction. The 8085 instruction cycle consists of one to six machine cycles or one to six operations.

## Machine cycle

It is defined as the time required to complete one operation of accessing memory, I/O, or acknowledge an external request. This cycle may consist of three to six T-states.

## T-state

It is defined as one subdivision of the operation performed in one clock period. These subdivisions are internal states synchronized with the system clock, and each T-state is equal to one clock period.

## Generating control signals

* RD isused as a control signal. Because thissignal is used both for readingmemory and for reading an input device.
* Itisnecessary togenerate two differentreadsignals: one formemory andanotherforinput.
* Four control signals are generated by combining the signals RD, WR, and IO/M. the signal IO/M goes low for the memory operation.
* ThissignalisANDedwithRDandWRsignalsbyusingthe 74LS32quadrupletwo-inputOR gates.
* The OR gates are functionally connected as negative NAND gates.
* When both input signals go low, the outputs of the gates go low and generate MEMR (memory read) and MEMW (memory write) control signals.
* When the IO/M signal goes high, it indicates the peripheral I/O operation.
* Thesignaliscomplementedusingthehexinverter74LS04andANDedwiththeRDandWR signals to generate IOR (I/Oread) and IOW (I/O write) control signals.
* The MPU can be interfaced with any memory or I/O.



## Block diagram of $\mathbf{8 0 8 5}$ microprocessor

* The internal architecture of the 8085 beyondthe programmable egistersitincludes the
$\checkmark$ ALU (arithmetic/ logic unit)
$\checkmark$ Timing and control unit

```
\checkmark ~ I n s t r u c t i o n ~ r e g i s t e r ~ a n d ~ d e c o d e r ~
\checkmark ~ R e g i s t e r ~ a r r a y ~
\checkmark ~ I n t e r r u p t ~ c o n t r o l ~
```

Serial I/O control


## ALU (Arithmetic Logic Unit)

* The arithmetic/logic unit performs the computing functions.
* It includes the accumulator, the temporary register, the arithmetic and logic circuits and five flags.
* The temporary register is used to hold data during an arithmetic/logic operation.
* The result is stored in the accumulator and the flags are set or reset according to the result of the operation.
* The flags generally reflect data conditions in the accumulator-with some expections. For the description of the flag [Refer page no: ].

Timing and control unit

* The unit synchronizes all the microprocessor operations with the clock and generates the control signals for necessary communication between the microprocessor and peripherals. The RD and WR signals are syncpulsesindicatingtheavailabilityofdataondatabus.

Instruction register and decoder

* The instruction register and the decoder are part of the ALU. When an instruction is fetched from memory, it is loaded in the instruction register.
* The decoder decodes the instruction and establishes the sequence of events to follow.
* Theinstructionregisterisnotprogrammedandcannotbeaccessedthroughanyinstruction.

Register array

* In addition to the 8085 programmable registers, two additional registers called temporary registers W and $Z$ are included in the register array.
* Theseregisters are used to hold 8-bit data during the execution of some instruction.

Decoding and executing an instruction

* Assume that the accumulator contains data byte 82 H , and the instruction MOV C, $\mathrm{A}(4 \mathrm{FH})$ is fetched.
* To decode and execute the instruction, the following steps are performed.
* The microprocessor:

1. Places the contents of the data bus $(4 \mathrm{FH})$ in the instruction register and decodes the instruction.
2. Transfers the contents of the accumulator $(82 \mathrm{H})$ to the temporary register in the ALU.
3. Transfers the contents of the temporary register-to-register C.

## Example of an 8085-based microcomputer( 8085 single-board microcomputer system)

* The 8085 MPU module includes devices such as the 8085 microprocessor, an octal latch and logic gates.
* The octal latch demultiplexes the bus AD7-AD0 using the signal ALE, and the logic gates generate the necessary control signals.
* The system includes interfacing devices such as buffers, decoders and latches.
* Ithas a demultiplexed address bus, the databusandthe fouractive controlsignals: MEMR, MEMW,IOR, IOW.Itusesaunidirectionalbusdriverfortheaddressbusandbi-directional bus driver for the data bus.



## The 8085 machine cycles and bus timings

* The 8085 microprocessor is designed to execute 74 different instruction types. Each instruction has two parts.
$\checkmark$ Operation code
$\checkmark$ Operand
* The opcode is a command such as ADD.
* Theoperandis an object to beoperated on, such as a byte orthe contents of a register.
* All the instructions in a 8085 are divided into a few basic machine cycles are these are further divided into precise system clock periods.
* The external communication functions can be divided into 3 categories.
$\checkmark$ Memory read and write
$\checkmark$ I/O read and write
$\checkmark$ Request acknowledge
* The opcode fetch cycle by the status signals $(\mathrm{IO} / \mathrm{M}=0, \mathrm{~S} 1=1, \mathrm{~S} 0=1)$; the active low $\mathrm{IO} / \mathrm{M}$ signal
indicatesthatitisamemoryoperation, andS1 andS0beinghighindicatethatitisan opcode fetchcycle. Opcode fetch machine cycle

The first operation is the opcode fetch.
It needs to get the machine code from the memory register where it is before the microprocessor can begin to execute the instruction.

The 8085 fetches the machine code, using the address and the data buses and the control signal.

The opcode fetch cycle is called the M1 cycle and has four T- states. the code.
Memory read machine cycle

* To illustrate Memory read machine cycle, we need to examine the execution of a 2-byte or 3- byte instruction because in a 1-byte instruction the machine code is an opcode fetching. Therefore the operation is always an opcode fetch.
* Consider two machines codes- $00111110(3 \mathrm{EH})$ and $00110010(32 \mathrm{H})$ are stored in memory locations 2000 H and 2001 H .
* the first machine code represents the opcode to load the data byte in the accumulator, and the second code $(32 \mathrm{H})$ representsthedatabyteto be loadedintheaccumulator.


Step 1: The first machine cycle M1 (opcode fetch) is identical in bus timings with the machinecycle except for the bus contents.

* At T1, the microprocessor identifies that it is an opcode fetch cycle by placing 011 on the status signals $(\mathrm{IO} / \mathrm{M}=0, \mathrm{~S} 1=1$ and $\mathrm{S} 0=1)$.
* It places the memory address $(2000 \mathrm{H})$ from the program counter on the address bus, 20 H on $\mathrm{A} 15-\mathrm{A} 8$, and 00 H on AD7-AD0 and increments the program counter to 2001Htopointtothe next machine code.
Step 2: After completion of the opcode fetch cycle, the 8085 places the address 2001H on the address bus and increments the program counter to the next address 2002 H .
* ThesecondmachinecycleM2 isidentifiedasthememoryreadcycle(IO/M=0,S1=1 andS0 $=0$ ) and the ALE is asserted. At T2 the RD signal becomes active and enables the memory chip.
Step 3: At the rising edge of T2, the 8085 activates the data bus as an input bus and memory places the data byte 32 H on the data bus, and the 8085 reads and stores the byte in the accumulatorduring T 3 .


## Memory interfacing

* Memory is an integral part of a microcomputer system.
* While executing a program, the microprocessor needs to access memory quite frequently to read instruction codes and data stored in memory.
* The interfacing unit enables this access.
* Memoryhascertainsignalsrequirementstowriteintoandreadfromandwriteintomemory.
* The interfacing process involves designing a circuit that will match the memory requirements with the microprocessor signals.


## Memory structure and its requirements

* A typical R/W memory chip has 2048 registers and each register can store eight bits indicated by eight input and eight output data lines.
* Thechiphas 11 addresslines A10-A0, one chip select(CS) andtwocontrollines $\operatorname{read}(\mathrm{RD})$ to enable the output buffer and write (WR) to enable the input buffer.
* The internal decoder is also used to decode the address lines.
* A typical EPROM(erasable programmable read-only memory) has 4096(4K) registers. It has 12 address lines A11-A0, one chip select(CS), and one read control signal.

(a)

(b)


## Basic concepts in memory interfacing

The primary function of memory interfacing is that the microprocessor should be able to read from and write into a given register of a memory chip. To perform these operations, the microprocessor should
$\checkmark$ Be able to select the chip
$\checkmark$ Identify theregister
$\checkmark$ Enable the appropriate buffer

* The 8085 place a 16-bit address on the address bus, and with this address only one register should be selected. For the memory chip, only 11 address lines are required to identify 2048 registers.
* WeconnecttheloworderaddresslinesA10-A0ofthe8085-addressbustothememorychip.
* Theremaining addresslines (A15-A11) should be decoded to generate a chip select (CS) signal unique to that combination of address logic.
* The 8085 provides two signals-IO/M and RD can be combined to generateMEMR control signalthatcanbeusedtoenabletheoutputbufferbyconnecting tothe memorysignalRD.
* Towriteintoaregister,themicroprocessorperformssimilarstepsasitreadsfromaregister.
* The 8085 places the address and data and asserts the IO/M signal.
* The $\mathrm{IO} / \mathrm{M}$ and WR signals can be combined to generate the MEMW control signals that enables the input buffer of the memory chip and stores the byte in the selected memory register.


Demultiplexed Address Bus

## Address decoding

* This process is to identify a register for a given address.
* The address lines (A11-A0) are connected to the memory chip and the remaining four address lines (A15-A12) are decoded.
* Two methods of decoding these lines are
- Using a NANDgate
- 3 to 8 decoder
* TheoutputoftheNANDgategoesactiveandselectsthechiponlywhenalltheaddress lines are at logic 1(A15-A12).
* We can obtainthe same result by using O7 ofthe 3 to 8 decoder, capable ofdecoding eight different inputaddresses.
* Three lines can have eight different logic combinations from 000 to 111. each input combination is identified by corresponding output line.
* Ifenable lines are active, the linesE1 andE2 are enabled by grounding and A15 must beat logic 1 to enable E3.



## Interfacing circuit

* The above figure shows an interfacing circuit using a 3 to 8 decoder to interface the 2732 EPROM chip.
Step 1: The address lines A11-A0 are connected to pins A11-A0 of the memory chip to address 4096 registers.
Step 2: The decoder is used to decode four address lines A15-A12. the output O0 of the decoder is connected to chip enable (CE). The CE is asserted only when the address on A15A 12 is 0000 . A15 enables the decoder and the output asserts the output O 0 .
Step3: we need one control signal: memory read(MEMR), active low. The MEMR is connected to OE to enable output buffer. OE is same as RD.


## Address decoding and memory addresses

* The logic levels on the address lines A15-A12 must be 0000 to assert the chip enable, and the address lines A11-A0 can assume any combinations from all 0 s and 1 s. the memory address of the chip ranges from 0000 H to 0 FFFH will be as follows.
* Thechip's 4096 bytes of memory can be viewed as 16 pages with 256 lines each. The high- order hex digits range from 00 to 0 F , indicating 16 pages -0000 H to 00 FFH and 0100 H to 01 FFH .


## UNIT V

Programming the 8085: Introduction to 8085 Instructions ; Code conversion: BCD to Binary conversion - Binary to BCD conversion - BCD to seven segment LED code conversion - Binary to ASCII and ASCII to binary code conversion - BCD addition - BCD subtraction.

PROGRAMMING TO 8085
INTRODUCTION THE 8085 INSTRUCTIONS
> Each instruction in the program is a command, in binary, to the microprocessor to perform an operation. The entire group of instruction called the instruction set. The instruction can beclassified into five different categories.


## Data transfer or copy instruction

$>$ The primary function of the microprocessor is copying data, from a register called the source to another register called the destination. This copying function is called as the data transferfunction.
$>$ The data transfer instructions copy data from a source into a destination without modifying the contents of the source.
$>$ The data transfer instructions do not affect the flags

| Opcode | Operand | Description |
| :---: | :---: | :---: |
| MOV | Rd, Rs | Move <br> $\checkmark$ This is a 1 byte instruction <br> $\checkmark$ Copies data from source register Rs to destination register Rd. |
| MVI | R, 8-bit | Move Immediate <br> $\checkmark$ This is a 2 byte instruction <br> $\checkmark$ Loads the 8 bits of the second byte into the register specified. |
| OUT | 8-bitportaddress | Output to Port <br> $\checkmark$ This is a 2-byte instruction <br> $\checkmark$ Sends the contents of the accumulator to the outputport specifiedinthesecondbyte. |
| IN | 8-bitportaddress | Input from Port instruction <br> $\checkmark$ This is a 2-byte <br> $\checkmark$ Accepts data from the input port specified in the secondbyte, andloadsintotheaccumulator. |
| LXI | Rp, 16-bit | $\checkmark$ Load register pair <br> $\checkmark$ Load 16-bitdata in a register pair. <br> $\checkmark$ The second byte is loaded in the low-order register of the register pair. <br> $\checkmark$ The third byte is loaded in the high-order register pair. <br> $\checkmark$ Therearefoursuchinstructionsintheset.The operandsB, D, andHrepresentBC,DEandHL register pairs. |


| LDA |  | Load Accumulator Direct <br> $\checkmark$ This is a3-byte instruction. <br> $\checkmark$ It copies the data byte from the memory location specified by the 16 -bit address in the second and third byte. <br> $\checkmark$ The second byte is the low order memory address. <br> $\checkmark$ The third byte is the high-order memory address. <br> $\checkmark$ The addressing mode is direct. |
| :---: | :---: | :---: |
| LDAX | Rp | Load Accumulator Indirect <br> $\checkmark$ This is a3-byte instruction. <br> $\checkmark$ It copies the data byte from the memory location specified by the 16 -bit address in the second and third byte. |
|  |  | $\checkmark$ The second byte is a low-order memory address. <br> $\checkmark$ Thethirdbyteisahigh-ordermemoryaddress. <br> $\checkmark$ The addressing mode is direct. |
| STA | 16-bit port address | Store Accumulator Direct This is a 3-byte instruction. It copies data from the accumulator into the memory location specified by the 16 -bitoperand. |
| STAX | Rp | Store Accumulator Indirect. <br> $\checkmark$ This is a 1-byte instruction. <br> $\checkmark$ It copies data from the accumulator tothe memory specified by the content of either BC or DE registers. |

## ARITHMETIC OPERATIONS

The arithmetic operations are add, subtract, increment and decrement. The add and subtract operations areperformedinrelationtothecontentoftheaccumulator.
$>$ Theincrementorthe decrementoperationscan beperformed in any register.

| Opcode | Operand | Description |
| :---: | :---: | :---: |
| ADD | R | Add <br> $\checkmark$ This is a 1-byte instruction. <br> $\checkmark$ Add the contents of register R to the contents of th accumulator. |
| ADI | 8-bit | Add Immediate <br> $\checkmark$ This is a 2-byte instruction. <br> $\checkmark$ Addsthesecondbytetothecontentsofthe accumulator. |
| SUB | R | Subtract <br> $\checkmark$ This is a 1-byte instruction <br> $\checkmark$ Addsthesecondbytetothecontentsofthe accumulator. |
| SUI | 8-bit | Subtract Immediate <br> $\checkmark$ This is a 2-byte instruction <br> $\checkmark$ Subtracts the second byte from the contents of the accumulato |
| INR | R | Increment <br> $\checkmark$ Increases the contents of register Rby 1. |
| DCR | R | Decrement <br> $\checkmark$ Decreases the contents of register R by 1. |
| INX | Rp | Increment Register Pair. <br> $\checkmark$ This is a 1-byte instruction. <br> $\checkmark$ Ittreatsthecontentsoftworegistersasone16-bit numberan increases the contents by 1 . <br> $\checkmark$ The instructionset includes four instructions. |
| DCX | Rp | Decrement Register Pair <br> $\checkmark$ This is a 1-byte instruction. <br> $\checkmark$ Itdecreasesthe16-bitcontentsofaregister pairby 1. <br> $\checkmark$ The instructionset includes four instructions. |

## LOGIC OPERATIONS

$>$ Thelogicoperationsareperformed inrelationtothecontentsofthe accumulator.
$>$ The logical instructions are AND, OR, EX OR and NOT.

| Opcode | Operand | Description |
| :---: | :---: | :---: |
| ANA | R | Logical AND with Accumulator <br> $\checkmark$ This is a 1-byte instruction <br> $\checkmark$ Logically ANDs the contents of the register of the register R with the contents of the accumulator. |
| ANI | 8-bit | AND Immediate with Accumulator <br> $\checkmark$ This is a 2-byte instruction. <br> $\checkmark$ Logically ANDs the second byte with the contents of the accumulator. |
| ORA | R | Logically OR with Accumulator <br> $\checkmark$ This is a 1-byte instruction. <br> $\checkmark$ Logically ORs the contents of theregister R with the contents of the accumulator. |
| ORI | 8-bit | OR Immediate with Accumulator <br> $\checkmark$ This is a 2-byte instruction <br> $\checkmark$ Logically ORs the second byte with the contents of the accumulator. |
| XRA | R | Logically Exclusive-OR with Accumulator <br> $\checkmark$ This is a 1-byte instruction. <br> $\checkmark$ Exclusive-ORs the contents ofregister R with the contents of the accumulator. |
| XRI | 8-bit | Exclusive-OR Immediate with Accumulator <br> $\checkmark$ This is a 2-byte instruction. <br> $\checkmark$ Exclusive ORs the second byte with the contents of the Accumulator. |
| CMA |  | Complement Accumulator <br> $\checkmark$ This isa 1-byte instruction that complements the contents of the accumulator. <br> $\checkmark$ Noflagsareaffected. |
| RLC |  | Rotate Accumulator left <br> $\checkmark$ Eachbitisshiftedtotheadjacentleftposition. BitD7becomesD0. <br> $\checkmark$ CY flag is modified according to bit D7. |


| RAL | Rotate Accumulator left through carry <br> $\checkmark$ Eachbitisshifted to the adjacentleft position. <br> $\checkmark$ BitD7becomesthecarrybitandthecarrybitis shiftedintoD0. <br> $\checkmark$ The carry flag is modified according to bit D7. |
| :---: | :---: |
| RRC | Rotate Accumulator right <br> $\checkmark$ Each bitis shiftedright to the adjacent position. BitD0 becomes D7. <br> $\checkmark$ The carry flag is modified according to bit D0. |
| RAR | Rotate Accumulator Right through Carry <br> $\checkmark$ Each bitis shifted right to the adjacent position. BitD0 becomes the carry bit, and the carry bit is shiftedintoD7. |
| CMP | Compare with Accumulator <br> $\checkmark$ This is a 1-byte instruction. <br> $\checkmark$ It compares the data byte in register or memory with the contents of the accumulator. <br> $\checkmark$ If $(\mathrm{A})<(\mathrm{R} / \mathrm{M})$, the CY flag is set and the Zero flag is reset. <br> $\checkmark$ If $(A)=(R / M)$, the Zero flag is set and the CY flag is reset. <br> $\checkmark$ If $(\mathrm{A})>(\mathrm{R} / \mathrm{M})$, the CY and zero flags are reset. |
| CMI | Compare Immediate with accumulator <br> $\checkmark$ Thisisa2-byteinstruction, thesecondbyte being 8 -bitdata. <br> $\checkmark$ Itcompares the second byte with(A). <br> $\checkmark \operatorname{If}(\mathrm{A})<8$-bitdata, theCY flagissetandtheZero flagisreset. <br> $\checkmark \quad \operatorname{If}(\mathrm{A})=8$-bitdata, theZeroflagisset, andtheCY flagisreset. <br> $\checkmark$ If(A) $>8$-bit data, the CY and Zero flags are reset. |

## BRANCH OPERATIONS

$>$ The branch instructions allow the microprocessor to change the sequence of a program either conditionally or unconditionally.
$>$ All jump instructions in the 8085 are 3-byte instructions. The second byte specifies the low-order memory address and the third byte specifies the high-order memory address.

## CONDITIONAL JUMP

| Opcode | Operand | Description |
| :--- | :--- | :--- |
| JC | 16-bit | Jump On Carry <br> (if result generates carry and CY = 1) |
| JNC | 16 -bit | Jump On No Carry <br> (CY = 0) |
| JZ | 16 -bit | Jump On Zero <br> (if result is zero and Z = 1) |
| JNZ | 16 -bit | Jump On No Zero <br> (Z=0) |
| JP | 16 -bit | Jump On Plus <br> (if D7 = 0, S = 0) |
| JM | 16 -bit | Jump On Minus <br> (ifD7=1,S=1) |
| JPE | 16-bit | Jump On Even Parity <br> (P = 1) |
| JPO | 16 -bit | Jump On Odd Parity <br> $(P=0)$ |

## Unconditional jump

The 8085 instruction set includes one unconditional jump instructions.

| Opcode | Operand | Description |
| :--- | :--- | :--- |
| JMP | 16-bit | Jump <br> Enablestheprogrammertosetupcontinuousloops |

## ADDRESSING MODES

The various format of specifying the operands are called addressing modes. The 8085 instruction set has the following modes.

## Addressing Modes of Microprocessor 8085



## Direct addressing

$>$ Simply giving the complete binary address in memory is the most direct way to locate an operand or to give an address to jump.
Example: LDA 3A
The 8-bit address in the memory to be loaded into the accumulator

## Register addressing

$>$ The instruction specifies a register pair that contains the memory address where the data arelocated.
Example: $\quad$ MOV Rd, Rs
$>$ Itmoves the content of source to the destination register. Theoperand is stored in one of the CPU register.

## Indirect addressing

$>$ The instruction indicates a register pair that contains the address of the next instruction to be executed.
Example: MOV M, C
$>$ TheaboveinstructionmovesthecontentsoftheCregisterintothememoryaddress stored in register pair.
Immediate addressing
$>$ Immediate addressing refers to move the immediate data to any of the registers, accumulators ormemory.

## Example: MVI R, data

$>$ The aboveexamplemoves the value ofR (immediate value ofR) to the data.
$>$ The immediate addressing will have the data as a part of the instruction.
> The move instructions will have immediate instructions MVI, similarly ADI, SUI, ANI etc.,

## Implied/ implicit addressing

$>$ In implied/implicit addressing mode the operand is hidden and the data to be operated is available in the instruction itself
Examples:
$>$ CMA (finds and stores the 1 's complement of the contains of accumulator A in A )
$>$ RRC (rotate accumulator A right by one bit)
$>$ RLC (rotate accumulator A left by one bit)

## CODE CONVERSION

## BCD to BINARY Conversion

Describe the procedure for BCD to binary conversion and write the program for the same.
$>$ TheconversionofaBCDnumberintoitsbinaryequivalentemploystheprincipleof positional weighting in a given number.
For example $72_{10}=7$ X 10 +2 .
$>$ The digit 7 represents 70, based on its second position from the right, so its binary equivalentrequires multiplying theseconddigitby 10 andadding the firstdigit.

$$
\begin{aligned}
72_{10} & =0111110010 \\
\mathrm{BCD}_{1} & =00000111 \\
\mathrm{BCD}_{2} & =00000111
\end{aligned}
$$

> Multiply $\mathrm{BCD}_{2}$ by 10 , add the answer to the $\mathrm{BCD}_{1}$.
$>$ The multiplication of BCD 2 by 10 can be performed by various methods.

| Location | Program | Explanations |
| :--- | :--- | :--- |
| START | LXI SP, STACK | Initialize the stack pointer |
|  |  |  |
|  | LXI H, 9000 | Input buffer location |
|  | LXI B, 9002 | Output buffer location |
|  | MOV A, M | Move the content of the input to accumulator |
|  | CALL BCDBIN | Call the subroutine BCDBIN |
|  | STAX B | Store the accumulator content to B register |


|  | HLT | Terminate the program |
| :--- | :--- | :--- |
| BCDBIN | PUSH B | Save BC register |
|  | PUSH D | Save DE register |
|  | MOV B, A | Move the accumulator content to B register |
|  | ANI 0FH | Mask most significant four bits |


|  | MOV C, A | Move the accumulator content to C register. |
| :---: | :---: | :---: |
|  | MOV A, B | Move the B register to accumulator |
|  | ANI F0H | Mask the least significant four bits |
|  | RRC | Convert most significant four bits into unpacked $\mathrm{BCD}_{2}$ |
|  | MOV D, A | Save $\mathrm{BCD}_{2}$ in D register |
|  | XRA A | $\mathrm{A} \rightarrow 00$ |
|  | MVI E, OAH | Set E as multiplier of 10 |
| SUM | ADD E | Add 10 until D = 0 |
|  | DCR D | Decrement the D register by 1 |
|  | JNZ SUM |  |
|  | ADD C | Add BCD ${ }_{1}$ |
|  | POP D | Retrieve previous contents |
|  | POP E |  |
|  | RET | Return to calling subroutine |

## BCD to BINARY conversation

> Theconversion ofbinary to BCD isperformed by dividing thenumberbythe powers by dividing the number by the power of ten; the division is performed by the subtraction method.
> For example, assume the binary
number is 11111111 FFH
$=255$
$>$ To represent this number in BCD requires 12 bits or three BCD digits labelled as $\mathrm{BCD}_{3}$ (MSB), $\mathrm{BCD}_{2}$ and $\mathrm{BCD}_{3}(\mathrm{LSB})$.

## 0010 0101 0101

$\mathrm{BCD}_{3} \quad \mathrm{BCD}_{2} \quad \mathrm{BCD} 1$
$>$ The conversion can be
performed as follows

## Step 1:

Ifthenumberislessthan 100,gotostep2;otherwise,divideby 100 orsubtract 100repeatedly until the remainderisless than 100. the quotientisthe mostsignificant $B C D \operatorname{digit} \mathrm{BCD}_{3}$.
Step 2: Ifthenumberis less than 10 , go tostep 3 , otherwisedivide by 10 repeatedly untiltheremainder is less than 10. the quotient is $\mathrm{BCD}_{2}$.
Step 3: Theremainderfromstep 2 is $B_{1} D_{1}$.

| Location | Program | Explanations |
| :---: | :---: | :---: |
| START | LXI H, 8050 | Point HL index where binary number is stored |
|  | MOV A, M | Move the content of memory to accumulator |
|  | CALL BCD ${ }_{1}$ | Call the subroutine $\mathrm{BCD}_{1}$ |
| $\mathrm{BCD}_{1}$ | LXI H, 8060 | Point HL index where the BCD number is stored |
|  | MVI B, 64H | Load 100 in register B |
|  | CALL BCD ${ }_{2}$ | Call conversion |
|  | MVI B, 0A | Load 10 in register B |
|  | $\mathrm{CALL} \mathrm{BCD}_{2}$ | Call the $\mathrm{BCD}_{2}$ subroutine |
|  | MOV M, A | Move the accumulator content to memory location. |
|  | RET | Return |
| $\mathrm{BCD}_{2}$ | MVI M, FFH | Load 255 to the memory location |
| XX | INR M | Increment the memory location by one. |
|  | SUB B | Subtract the content of B register to accumulator |
|  | JNC XX | Subtract until less than power of 10. |
|  | ADD B | Add the content of B register pair |
|  | INX H | Increment the HL register pair |
|  | RET | Return |

## BCD to seven segment LED code conversion

$>$ A set of three packed BCD numbers representing time and temperature are stored in memory locations starting at XX50H.
$>$ The seven segment codes of the digits 0 to 9 for a common cathode LED are stored in memory locations at XX70H and the outputbuffermemory isreserved at XX90H.

| Location | Program | Explanation |
| :---: | :---: | :---: |
| START | $\begin{aligned} & \hline \text { LXI } \\ & \text { SP.STACK } \end{aligned}$ | Initialize stack pointer |
|  | $\mathbf{H}_{\mathbf{L X I}}$ | Point HL where BCD digits are stored |
|  | MVI D, 03H | Number of digits to be converted is placed in D. |
|  | $\begin{aligned} & \text { CALL } \\ & \text { UNPAK } \end{aligned}$ | Call subroutine to unpack BCD numbers |
|  | HLT | End of conversion |
| UNPAK | $\begin{aligned} & \hline \text { LXI } \\ & \text { B,BUFFER } \end{aligned}$ | Point BC index to the buffer memory |
| NXTBCD | MOV A, M | Get packed BCD number |
|  | ANI FOH | Mask BCD ${ }_{1}$ |
|  | RRC | Rotate four times to place $\mathrm{BCD}_{2}$ |
|  | RRC |  |
|  | RRC |  |
|  | RRC |  |
|  | $\begin{aligned} & \text { CALL } \\ & \text { LEDCOD } \end{aligned}$ | Find seven segment code |
|  | INX B | Point to next buffer location |


|  | MOV A, M | Get BCD number again |
| :---: | :---: | :---: |
|  | ANI OFH | Separate BCD ${ }_{1}$ |
|  | $\begin{aligned} & \text { CALL } \\ & \text { LEDCOD } \\ & \hline \end{aligned}$ |  |
|  | INX B |  |
|  | INX H | Point to next BCD |
|  | DCR D | One conversion complete reduce BCD count |
|  | $\begin{array}{\|l\|} \hline \text { JNZ } \\ \text { NXTBCD } \end{array}$ | If all BCDs are notyet converted, go back to convertnextBCD |
| LEDCOD | PUSH H | Save HL contents of the caller |
|  | $\begin{aligned} & \text { LXI H, } \\ & \text { CODE } \end{aligned}$ | Point index to beginning of seven-segment code |
|  | ADD L | Add BCD digit to starting address of the code |
|  | MOV L, A | Point HL to appropriate code |
|  | MOV A, M | Get seven-segment code |
|  | STAX B | Store code in buffer |
|  | POP H |  |
|  | RET |  |

## Binary to ASCII and ASCII to binary code conversion

Binary to ASCII

| Location | Program | Explanation |
| :--- | :--- | :--- |
| START | LXI SP, <br> STACK | Initialize the stack pointer |
|  | LXI H, 9050 H | Point where the value reside |
|  | LXI H, 9060 H | Point where ASCII is stored |
|  | MOV A, M | Move the content of memory location to accumulator |
|  | MOV B, A | Move the accumulator to B register |
|  | RRC | Rotate four times |
|  | RRC |  |
|  | RRC |  |
|  | RRC |  |
|  | CALL ASCII | Call the subroutine |
|  | STAX D | Store the accumulator to DC register pair |
|  | INX D | Increment the D register |
|  | MOV A, B | Move the B register to accumulator |
|  | CALL ASCII | Call the subroutine |
|  | STAX D | Store the accumulator to DC register pair |
|  | HLT | Terminate the program |
| ASCII | ANI 0FH | And immediate to the accumulator |
|  | CPI 0AH | Compare the accumulator with data |
|  | JC CODE | Perform the loop until accumulator is less than the value |


|  | ADI 07H | Add 07 to accumulator |
| :--- | :--- | :--- |
| CODE | ADI 30H | Add 30H to accumulator |
|  | RET | Return |

## ASCII to BINARY conversion

| Location | Program | Explanation |
| :--- | :--- | :--- |
| ASCBIN | LDA 6100 | Load the content to the accumulator |
|  | CALL SUB | Call the subroutine SUB |
|  | STA 6102 | Store the accumulator content to 6102 |
|  | HLT | Terminate the program |
| SUB | SUI 30H | Subtract immediately 30H from the accumulator |
|  | CPI 0AH | Check whether number is between 0 and 9 |
|  | RC | If yes, return to main program |
|  | SUI 07H | If not, subtract 7 to find number between A and F. |
|  | RET |  |

## BCD addition

| Location | Program | Explanation |
| :--- | :--- | :--- |
| START | LXI SP, <br> STACK | Initialize the stack pointer |
|  | LXI H, 9000H |  |
|  | MVI C, <br> COUNT | Load register C with the count of BCD number to be added |
|  | XRA A | Clear the accumulator |
|  | MOV B, A | Move the accumulator to register |
| NXT | CALL <br> BCDADD | Call the subroutine |
|  | INX H | Increment the HL register pair |
|  | DCR C | Decrement the C register |
|  | JNZ NXT | If all numbers are added goto next step otherwise go back |
|  | CXI H, 9063H | Point index used to store the BCD1 first |
|  | MOL | Unpack the BCD stored in the accumulator |
|  | CALL <br> UNP B | Move the B register to the accumulator |
|  | HLT | Tall the subroutine |
| BCDADD | ADD M | Add packed BCD byte and adjust it for BCD sum |
|  | DAA |  |
|  | RNC | If no carry go back to next BCD |


|  | MOV D, A | If carry is generated save the sum from the accumulator to D |
| :--- | :--- | :--- |
|  | MOV A, B | Move the B register to accumulator |
|  | ADI 01H | Add 01H |
|  | DAA | Decimal adjust BCD from B |
|  | MOV B,A | Save adjusted BCD in B |
|  | MOV A, D | Place BCD and BCD $_{2}$ in accumulator |
|  | RET | Return |
| UNPAK | MOV D, A | Save BCD number |
|  | ANI OFH | Mask high order BCD |
|  | MOV M, A | Store low order BCD |
|  | DCX H | Point to next memory |
|  | MOV A, D | Get BCD again |
|  | ANI F0H | Mask low order BCD |
|  | RRC | Convert the MSB bits to unpacked BCD |
|  | RRC |  |
|  | RRC |  |
|  | RRC |  |
|  | MOV M, A | Move the content of accumulator to memory |
|  | DCX H | Point to next memory location |
|  | RET | Return |

## BCD subtraction

When subtracting two BCD numbers

| Location | Program | Explanation |
| :--- | :--- | :--- |
| SUBBCD | MVI A, <br> 99H |  |
|  | SUB C | Find 99'scomplement |
|  | INR A | Find 100's complement |
|  | ADD B | Addminuendto 100'scomplement |
|  | DAA | Adjust for BCD |
|  | RET | Return |


[^0]:    $R$
    0
    0
    0
    0
    0
    0
    0
    0
    1
    1
    1
    1
    1
    1
    1
    1
    1
    $F_{4}$
    $\mathbf{x}$
    0
    1
    $X$
    0
    $x$
    $x$
    1
    1
    1
    1
    $x$
    $x$
    0
    0
    0

